Abstract: In this article, we propose a generic design methodology to achieve area-efficient reconfigurable logic circuits by using exact synthesis based on Boolean satisfiability (SAT) solver. The ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback