Building on its success in bringing RISC-V to the mainstream, Andes is now extending its leadership into the high-performance domain. Cuzco, first revealed at Hot Chips 2025, introduces a time-based ...
The semiconductor industry increasingly needs more flexible and scalable processor architectures, driving the growing adoption of RISC-V. Originally developed at the University of California, Berkeley ...
This article is part of the TechXchange: RISC-V: The Instruction-Set Alternative. SiFive, a startup developing IP based on the RISC-V architecture, said NASA has selected it to supply the core CPU for ...
Advantages of using a soft-core RISC-V processor. The type of performance you can expect from using a soft-core RISC-V processor on the Speedster 7t. A full list of configurable features available on ...
MIPS has launched a new processor architecture to manage real-time data movement for emerging AI systems outside traditional ...
The semiconductor industry produces many kinds of distinct processors, but RISC-V startup Ubitium says it’s working on a single architecture that can rule them all. Emerging from stealth sometime this ...
A group of prominent chipmakers is forming a new venture to broaden the adoption of the RISC-V processor architecture. The venture, which was unveiled by its backers this morning, will initially focus ...
Key Milestone: Europe’s First Out-of-Order RISC-V Processor Silicon Successfully Deployed ...
Verifying an SoC is very different than verifying a processor due to the huge state space in the processor. In addition to the tools needed for an SoC, additional tools are required for a step and ...
The new SiFive Performance P870-D continues the journey for the company from its regular P870, which had a six-wide out-of-order core with an RVA23 profile of the RISC-V instruction set architecture ...
FRAMINGHAM, Mass.--(BUSINESS WIRE)--Bluespec Inc. today announced its new MCUX RISC-V processor that makes it easy for developers to implement custom instructions and add accelerators to FPGAs and ...